2019-12-04 11:34:05 +09:00
|
|
|
/*
|
|
|
|
|
Copyright 2010,2011,2012,2013,2019 Jun WAKO <wakojun@gmail.com>
|
|
|
|
|
|
|
|
|
|
This software is licensed with a Modified BSD License.
|
|
|
|
|
All of this is supposed to be Free Software, Open Source, DFSG-free,
|
|
|
|
|
GPL-compatible, and OK to use in both free and proprietary applications.
|
|
|
|
|
Additions and corrections to this file are welcome.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Redistribution and use in source and binary forms, with or without
|
|
|
|
|
modification, are permitted provided that the following conditions are met:
|
|
|
|
|
|
|
|
|
|
* Redistributions of source code must retain the above copyright
|
|
|
|
|
notice, this list of conditions and the following disclaimer.
|
|
|
|
|
|
|
|
|
|
* Redistributions in binary form must reproduce the above copyright
|
|
|
|
|
notice, this list of conditions and the following disclaimer in
|
|
|
|
|
the documentation and/or other materials provided with the
|
|
|
|
|
distribution.
|
|
|
|
|
|
|
|
|
|
* Neither the name of the copyright holders nor the names of
|
|
|
|
|
contributors may be used to endorse or promote products derived
|
|
|
|
|
from this software without specific prior written permission.
|
|
|
|
|
|
|
|
|
|
THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
|
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
|
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
|
|
|
|
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
|
|
|
|
|
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
|
|
|
|
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
|
|
|
|
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
|
|
|
|
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
|
|
|
|
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
|
|
|
|
|
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
|
|
|
|
|
POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* IBM PC keyboard protocol
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <stdbool.h>
|
|
|
|
|
#include <avr/interrupt.h>
|
2020-01-23 23:36:52 +09:00
|
|
|
#include <util/atomic.h>
|
2019-12-04 11:34:05 +09:00
|
|
|
#include "ibmpc.h"
|
|
|
|
|
#include "debug.h"
|
|
|
|
|
#include "timer.h"
|
|
|
|
|
#include "wait.h"
|
2021-06-20 00:38:29 +09:00
|
|
|
#include "ringbuf.h"
|
2019-12-04 11:34:05 +09:00
|
|
|
|
|
|
|
|
|
|
|
|
|
#define WAIT(stat, us, err) do { \
|
|
|
|
|
if (!wait_##stat(us)) { \
|
|
|
|
|
ibmpc_error = err; \
|
|
|
|
|
goto ERROR; \
|
|
|
|
|
} \
|
|
|
|
|
} while (0)
|
|
|
|
|
|
|
|
|
|
|
2020-05-11 13:22:06 +09:00
|
|
|
volatile uint16_t ibmpc_isr_debug = 0;
|
2020-03-02 11:02:48 +09:00
|
|
|
volatile uint8_t ibmpc_protocol = IBMPC_PROTOCOL_NO;
|
2019-12-04 11:34:05 +09:00
|
|
|
volatile uint8_t ibmpc_error = IBMPC_ERR_NONE;
|
|
|
|
|
|
2021-06-20 00:38:29 +09:00
|
|
|
/* buffer for data received from device */
|
|
|
|
|
#define RINGBUF_SIZE 16
|
|
|
|
|
static uint8_t rbuf[RINGBUF_SIZE];
|
|
|
|
|
static ringbuf_t rb = {};
|
|
|
|
|
|
2020-01-24 03:20:14 +09:00
|
|
|
/* internal state of receiving data */
|
2020-01-24 23:19:18 +09:00
|
|
|
static volatile uint16_t isr_state = 0x8000;
|
2020-03-02 00:14:09 +09:00
|
|
|
static uint8_t timer_start = 0;
|
2020-01-24 03:20:14 +09:00
|
|
|
|
2019-12-04 11:34:05 +09:00
|
|
|
void ibmpc_host_init(void)
|
|
|
|
|
{
|
2020-01-23 23:40:04 +09:00
|
|
|
// initialize reset pin to HiZ
|
|
|
|
|
IBMPC_RST_HIZ();
|
2020-01-17 22:34:44 +09:00
|
|
|
inhibit();
|
2019-12-04 11:34:05 +09:00
|
|
|
IBMPC_INT_INIT();
|
2020-01-17 22:34:44 +09:00
|
|
|
IBMPC_INT_OFF();
|
2021-06-20 00:38:29 +09:00
|
|
|
ringbuf_init(&rb, rbuf, RINGBUF_SIZE);
|
2020-01-17 22:34:44 +09:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ibmpc_host_enable(void)
|
|
|
|
|
{
|
2019-12-04 11:34:05 +09:00
|
|
|
IBMPC_INT_ON();
|
2020-01-17 22:34:44 +09:00
|
|
|
idle();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
void ibmpc_host_disable(void)
|
|
|
|
|
{
|
|
|
|
|
IBMPC_INT_OFF();
|
2020-01-23 23:36:52 +09:00
|
|
|
inhibit();
|
2019-12-04 11:34:05 +09:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
int16_t ibmpc_host_send(uint8_t data)
|
|
|
|
|
{
|
|
|
|
|
bool parity = true;
|
|
|
|
|
ibmpc_error = IBMPC_ERR_NONE;
|
2021-05-09 23:33:07 +09:00
|
|
|
uint8_t retry = 0;
|
2019-12-04 11:34:05 +09:00
|
|
|
|
|
|
|
|
dprintf("w%02X ", data);
|
|
|
|
|
|
2021-05-09 23:33:07 +09:00
|
|
|
// Not receiving data
|
|
|
|
|
if (isr_state != 0x8000) dprintf("isr:%04X ", isr_state);
|
|
|
|
|
while (isr_state != 0x8000) ;
|
|
|
|
|
|
|
|
|
|
// Not clock Lo
|
|
|
|
|
if (!clock_in()) dprintf("c:%u ", wait_clock_hi(1000));
|
|
|
|
|
|
|
|
|
|
// Not data Lo
|
|
|
|
|
if (!data_in()) dprintf("d:%u ", wait_data_hi(1000));
|
|
|
|
|
|
2019-12-04 11:34:05 +09:00
|
|
|
IBMPC_INT_OFF();
|
|
|
|
|
|
2021-05-09 23:33:07 +09:00
|
|
|
RETRY:
|
2019-12-04 11:34:05 +09:00
|
|
|
/* terminate a transmission if we have */
|
|
|
|
|
inhibit();
|
2021-05-09 23:33:07 +09:00
|
|
|
wait_us(200); // [5]p.54
|
2019-12-04 11:34:05 +09:00
|
|
|
|
|
|
|
|
/* 'Request to Send' and Start bit */
|
|
|
|
|
data_lo();
|
2021-05-09 23:33:07 +09:00
|
|
|
wait_us(200);
|
2020-05-08 21:32:41 +09:00
|
|
|
clock_hi(); // [5]p.54 [clock low]>100us [5]p.50
|
|
|
|
|
WAIT(clock_lo, 10000, 1); // [5]p.53, -10ms [5]p.50
|
2019-12-04 11:34:05 +09:00
|
|
|
|
|
|
|
|
/* Data bit[2-9] */
|
|
|
|
|
for (uint8_t i = 0; i < 8; i++) {
|
|
|
|
|
wait_us(15);
|
|
|
|
|
if (data&(1<<i)) {
|
|
|
|
|
parity = !parity;
|
|
|
|
|
data_hi();
|
|
|
|
|
} else {
|
|
|
|
|
data_lo();
|
|
|
|
|
}
|
|
|
|
|
WAIT(clock_hi, 50, 2);
|
|
|
|
|
WAIT(clock_lo, 50, 3);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* Parity bit */
|
|
|
|
|
wait_us(15);
|
|
|
|
|
if (parity) { data_hi(); } else { data_lo(); }
|
|
|
|
|
WAIT(clock_hi, 50, 4);
|
|
|
|
|
WAIT(clock_lo, 50, 5);
|
|
|
|
|
|
|
|
|
|
/* Stop bit */
|
|
|
|
|
wait_us(15);
|
|
|
|
|
data_hi();
|
|
|
|
|
|
|
|
|
|
/* Ack */
|
2021-02-05 23:46:18 +09:00
|
|
|
WAIT(data_lo, 300, 6);
|
|
|
|
|
WAIT(data_hi, 300, 7);
|
|
|
|
|
WAIT(clock_hi, 300, 8);
|
2019-12-04 11:34:05 +09:00
|
|
|
|
2020-01-22 14:52:01 +09:00
|
|
|
// clear buffer to get response correctly
|
|
|
|
|
ibmpc_host_isr_clear();
|
|
|
|
|
|
2019-12-04 11:34:05 +09:00
|
|
|
idle();
|
|
|
|
|
IBMPC_INT_ON();
|
2021-06-19 18:18:51 +09:00
|
|
|
return ibmpc_host_recv_response();
|
2019-12-04 11:34:05 +09:00
|
|
|
ERROR:
|
2021-05-09 23:33:07 +09:00
|
|
|
// Retry for Z-150 AT start bit error
|
|
|
|
|
if (ibmpc_error == 1 && retry++ < 10) {
|
|
|
|
|
ibmpc_error = IBMPC_ERR_NONE;
|
|
|
|
|
dprintf("R ");
|
|
|
|
|
goto RETRY;
|
|
|
|
|
}
|
|
|
|
|
|
2019-12-04 11:34:05 +09:00
|
|
|
ibmpc_error |= IBMPC_ERR_SEND;
|
2021-02-05 23:46:18 +09:00
|
|
|
inhibit();
|
|
|
|
|
wait_ms(2);
|
2019-12-04 11:34:05 +09:00
|
|
|
idle();
|
|
|
|
|
IBMPC_INT_ON();
|
|
|
|
|
return -1;
|
|
|
|
|
}
|
|
|
|
|
|
2020-01-23 23:36:52 +09:00
|
|
|
/*
|
2020-01-24 03:20:14 +09:00
|
|
|
* Receive data from keyboard
|
2020-01-23 23:36:52 +09:00
|
|
|
*/
|
2019-12-04 11:34:05 +09:00
|
|
|
int16_t ibmpc_host_recv(void)
|
|
|
|
|
{
|
2021-06-20 00:38:29 +09:00
|
|
|
int16_t ret = -1;
|
2020-01-22 14:52:01 +09:00
|
|
|
|
2021-06-20 00:38:29 +09:00
|
|
|
// Enable ISR if buffer was full
|
|
|
|
|
if (ringbuf_is_full(&rb)) {
|
2021-06-19 22:17:47 +09:00
|
|
|
ibmpc_host_isr_clear();
|
|
|
|
|
IBMPC_INT_ON();
|
|
|
|
|
idle();
|
|
|
|
|
}
|
2021-06-20 00:38:29 +09:00
|
|
|
|
|
|
|
|
ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
|
|
|
|
|
ret = ringbuf_get(&rb);
|
|
|
|
|
}
|
|
|
|
|
if (ret != -1) dprintf("r%02X ", ret&0xFF);
|
2020-05-10 21:59:16 +09:00
|
|
|
return ret;
|
2020-01-23 23:36:52 +09:00
|
|
|
}
|
2020-01-22 14:52:01 +09:00
|
|
|
|
2020-01-23 23:36:52 +09:00
|
|
|
int16_t ibmpc_host_recv_response(void)
|
2019-12-04 11:34:05 +09:00
|
|
|
{
|
2020-01-23 23:36:52 +09:00
|
|
|
// Command may take 25ms/20ms at most([5]p.46, [3]p.21)
|
|
|
|
|
uint8_t retry = 25;
|
|
|
|
|
int16_t data = -1;
|
|
|
|
|
while (retry-- && (data = ibmpc_host_recv()) == -1) {
|
|
|
|
|
wait_ms(1);
|
|
|
|
|
}
|
|
|
|
|
return data;
|
2020-01-22 14:52:01 +09:00
|
|
|
}
|
2019-12-04 11:34:05 +09:00
|
|
|
|
2020-01-24 03:20:14 +09:00
|
|
|
void ibmpc_host_isr_clear(void)
|
|
|
|
|
{
|
2020-05-12 18:51:39 +09:00
|
|
|
ibmpc_isr_debug = 0;
|
|
|
|
|
ibmpc_protocol = 0;
|
|
|
|
|
ibmpc_error = 0;
|
2020-01-24 23:19:18 +09:00
|
|
|
isr_state = 0x8000;
|
2021-06-20 00:38:29 +09:00
|
|
|
ringbuf_reset(&rb);
|
2020-01-24 03:20:14 +09:00
|
|
|
}
|
|
|
|
|
|
2021-07-07 23:00:35 +09:00
|
|
|
|
|
|
|
|
// NOTE: With this ISR data line should be read within 5us after clock falling edge.
|
|
|
|
|
// Confirmed that ATmega32u4 can read data line in 2.5us from interrupt after
|
|
|
|
|
// ISR prologue pushs r18, r19, r20, r21, r24, r25 r30 and r31 with GCC 5.4.0
|
2020-01-22 14:52:01 +09:00
|
|
|
ISR(IBMPC_INT_VECT)
|
|
|
|
|
{
|
2020-01-23 23:36:52 +09:00
|
|
|
uint8_t dbit;
|
|
|
|
|
dbit = IBMPC_DATA_PIN&(1<<IBMPC_DATA_BIT);
|
2020-03-02 00:14:09 +09:00
|
|
|
|
|
|
|
|
// Timeout check
|
|
|
|
|
uint8_t t;
|
|
|
|
|
// use only the least byte of millisecond timer
|
|
|
|
|
asm("lds %0, %1" : "=r" (t) : "p" (&timer_count));
|
|
|
|
|
//t = (uint8_t)timer_count; // compiler uses four registers instead of one
|
|
|
|
|
if (isr_state == 0x8000) {
|
|
|
|
|
timer_start = t;
|
|
|
|
|
} else {
|
2020-07-05 12:40:16 +09:00
|
|
|
// This gives 2.0ms at least before timeout
|
|
|
|
|
if ((uint8_t)(t - timer_start) >= 3) {
|
2020-05-12 18:21:40 +09:00
|
|
|
ibmpc_isr_debug = isr_state;
|
2020-03-02 00:14:09 +09:00
|
|
|
ibmpc_error = IBMPC_ERR_TIMEOUT;
|
2020-05-12 18:21:40 +09:00
|
|
|
goto ERROR;
|
|
|
|
|
|
|
|
|
|
// timeout error recovery - start receiving new data
|
|
|
|
|
// it seems to work somehow but may not under unstable situation
|
|
|
|
|
//timer_start = t;
|
|
|
|
|
//isr_state = 0x8000;
|
2020-03-02 00:14:09 +09:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2020-01-24 23:19:18 +09:00
|
|
|
isr_state = isr_state>>1;
|
|
|
|
|
if (dbit) isr_state |= 0x8000;
|
2020-01-23 23:36:52 +09:00
|
|
|
|
2020-01-24 23:19:18 +09:00
|
|
|
// isr_state: state of receiving data from keyboard
|
|
|
|
|
//
|
2020-03-02 01:21:04 +09:00
|
|
|
// This should be initialized with 0x8000 before receiving data and
|
|
|
|
|
// the MSB '*1' works as marker to discrimitate between protocols.
|
|
|
|
|
// It stores sampled bit at MSB after right shift on each clock falling edge.
|
2020-01-23 23:36:52 +09:00
|
|
|
//
|
2020-03-02 01:21:04 +09:00
|
|
|
// XT protocol has two variants of signaling; XT_IBM and XT_Clone.
|
|
|
|
|
// XT_IBM uses two start bits 0 and 1 while XT_Clone uses just start bit 1.
|
|
|
|
|
// https://github.com/tmk/tmk_keyboard/wiki/IBM-PC-XT-Keyboard-Protocol
|
2020-01-23 23:36:52 +09:00
|
|
|
//
|
2020-03-02 01:21:04 +09:00
|
|
|
// 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
|
|
|
|
|
// -----------------------------------------------------
|
|
|
|
|
// *1 0 0 0 0 0 0 0 | 0 0 0 0 0 0 0 0 Initial state(0x8000)
|
|
|
|
|
//
|
|
|
|
|
// x x x x x x x x | 0 0 0 0 0 0 0 0 midway(0-7 bits received)
|
|
|
|
|
// x x x x x x x x | *1 0 0 0 0 0 0 0 midway(8 bits received)
|
|
|
|
|
// b6 b5 b4 b3 b2 b1 b0 1 | 0 *1 0 0 0 0 0 0 XT_IBM-midway ^1
|
|
|
|
|
// b7 b6 b5 b4 b3 b2 b1 b0 | 0 *1 0 0 0 0 0 0 AT-midway ^1
|
2020-03-22 13:08:57 +09:00
|
|
|
// b7 b6 b5 b4 b3 b2 b1 b0 | 1 *1 0 0 0 0 0 0 XT_Clone-done ^3
|
|
|
|
|
// b6 b5 b4 b3 b2 b1 b0 1 | 1 *1 0 0 0 0 0 0 XT_IBM-error ^3
|
2020-03-02 01:21:04 +09:00
|
|
|
// pr b7 b6 b5 b4 b3 b2 b1 | 0 0 *1 0 0 0 0 0 AT-midway[b0=0]
|
|
|
|
|
// b7 b6 b5 b4 b3 b2 b1 b0 | 1 0 *1 0 0 0 0 0 XT_IBM-done ^2
|
|
|
|
|
// pr b7 b6 b5 b4 b3 b2 b1 | 1 0 *1 0 0 0 0 0 AT-midway[b0=1] ^2
|
2020-03-22 13:08:57 +09:00
|
|
|
// b7 b6 b5 b4 b3 b2 b1 b0 | 1 1 *1 0 0 0 0 0 XT_IBM-error-done
|
2020-03-02 01:21:04 +09:00
|
|
|
// x x x x x x x x | x 1 1 0 0 0 0 0 illegal
|
|
|
|
|
// st pr b7 b6 b5 b4 b3 b2 | b1 b0 0 *1 0 0 0 0 AT-done
|
|
|
|
|
// x x x x x x x x | x x 1 *1 0 0 0 0 illegal
|
|
|
|
|
// all other states than above illegal
|
|
|
|
|
//
|
|
|
|
|
// ^1: AT and XT_IBM takes same state.
|
|
|
|
|
// ^2: AT and XT_IBM takes same state in case that AT b0 is 1,
|
|
|
|
|
// we have to check AT stop bit to discriminate between the two protocol.
|
2020-01-24 23:19:18 +09:00
|
|
|
switch (isr_state & 0xFF) {
|
2020-01-23 23:36:52 +09:00
|
|
|
case 0b00000000:
|
|
|
|
|
case 0b10000000:
|
2020-03-02 01:21:04 +09:00
|
|
|
case 0b01000000: // ^1
|
2020-01-23 23:36:52 +09:00
|
|
|
case 0b00100000:
|
|
|
|
|
// midway
|
2020-01-24 23:19:18 +09:00
|
|
|
goto NEXT;
|
2020-01-11 17:16:00 +09:00
|
|
|
break;
|
2020-03-22 13:08:57 +09:00
|
|
|
case 0b11000000: // ^3
|
|
|
|
|
{
|
|
|
|
|
uint8_t us = 100;
|
|
|
|
|
// wait for rising and falling edge of b7 of XT_IBM
|
|
|
|
|
while (!(IBMPC_CLOCK_PIN&(1<<IBMPC_CLOCK_BIT)) && us) { wait_us(1); us--; }
|
|
|
|
|
while ( IBMPC_CLOCK_PIN&(1<<IBMPC_CLOCK_BIT) && us) { wait_us(1); us--; }
|
|
|
|
|
|
|
|
|
|
if (us) {
|
|
|
|
|
// XT_IBM-error: read start(0) as 1
|
|
|
|
|
goto NEXT;
|
|
|
|
|
} else {
|
|
|
|
|
// XT_Clone-done
|
2020-05-12 18:50:21 +09:00
|
|
|
ibmpc_isr_debug = isr_state;
|
2020-03-22 13:08:57 +09:00
|
|
|
isr_state = isr_state>>8;
|
|
|
|
|
ibmpc_protocol = IBMPC_PROTOCOL_XT_CLONE;
|
|
|
|
|
goto DONE;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
break;
|
|
|
|
|
case 0b11100000:
|
|
|
|
|
// XT_IBM-error-done
|
2020-05-11 13:22:06 +09:00
|
|
|
ibmpc_isr_debug = isr_state;
|
2020-03-02 01:48:11 +09:00
|
|
|
isr_state = isr_state>>8;
|
2020-03-22 13:08:57 +09:00
|
|
|
ibmpc_protocol = IBMPC_PROTOCOL_XT_ERROR;
|
2020-01-23 23:36:52 +09:00
|
|
|
goto DONE;
|
2019-12-04 11:34:05 +09:00
|
|
|
break;
|
2020-03-02 01:21:04 +09:00
|
|
|
case 0b10100000: // ^2
|
2020-01-24 00:44:27 +09:00
|
|
|
{
|
2020-01-24 22:39:58 +09:00
|
|
|
uint8_t us = 100;
|
2020-03-02 01:21:04 +09:00
|
|
|
// wait for rising and falling edge of AT stop bit to discriminate between XT and AT
|
2020-01-24 00:44:27 +09:00
|
|
|
while (!(IBMPC_CLOCK_PIN&(1<<IBMPC_CLOCK_BIT)) && us) { wait_us(1); us--; }
|
|
|
|
|
while ( IBMPC_CLOCK_PIN&(1<<IBMPC_CLOCK_BIT) && us) { wait_us(1); us--; }
|
|
|
|
|
|
|
|
|
|
if (us) {
|
2020-01-24 23:19:18 +09:00
|
|
|
// found stop bit: AT-midway - process the stop bit in next ISR
|
|
|
|
|
goto NEXT;
|
2020-01-24 00:44:27 +09:00
|
|
|
} else {
|
2020-03-02 01:21:04 +09:00
|
|
|
// no stop bit: XT_IBM-done
|
2020-05-12 18:50:21 +09:00
|
|
|
ibmpc_isr_debug = isr_state;
|
2020-03-02 01:48:11 +09:00
|
|
|
isr_state = isr_state>>8;
|
2020-03-02 11:02:48 +09:00
|
|
|
ibmpc_protocol = IBMPC_PROTOCOL_XT_IBM;
|
2020-01-24 00:44:27 +09:00
|
|
|
goto DONE;
|
|
|
|
|
}
|
|
|
|
|
}
|
2019-12-04 11:34:05 +09:00
|
|
|
break;
|
2020-01-23 23:36:52 +09:00
|
|
|
case 0b00010000:
|
|
|
|
|
case 0b10010000:
|
|
|
|
|
case 0b01010000:
|
|
|
|
|
case 0b11010000:
|
|
|
|
|
// AT-done
|
2020-03-02 01:48:11 +09:00
|
|
|
// TODO: parity check?
|
2020-05-12 18:50:21 +09:00
|
|
|
ibmpc_isr_debug = isr_state;
|
2020-05-13 23:34:42 +09:00
|
|
|
// stop bit check
|
|
|
|
|
if (isr_state & 0x8000) {
|
|
|
|
|
ibmpc_protocol = IBMPC_PROTOCOL_AT;
|
|
|
|
|
} else {
|
|
|
|
|
// Zenith Z-150 AT(beige/white lable) asserts stop bit as low
|
|
|
|
|
// https://github.com/tmk/tmk_keyboard/wiki/IBM-PC-AT-Keyboard-Protocol#zenith-z-150-beige
|
|
|
|
|
ibmpc_protocol = IBMPC_PROTOCOL_AT_Z150;
|
|
|
|
|
}
|
2020-03-02 01:48:11 +09:00
|
|
|
isr_state = isr_state>>6;
|
2019-12-04 11:34:05 +09:00
|
|
|
goto DONE;
|
|
|
|
|
break;
|
2020-01-23 23:36:52 +09:00
|
|
|
case 0b01100000:
|
|
|
|
|
case 0b00110000:
|
|
|
|
|
case 0b10110000:
|
|
|
|
|
case 0b01110000:
|
|
|
|
|
case 0b11110000:
|
|
|
|
|
default: // xxxx_oooo(any 1 in low nibble)
|
2020-01-24 23:19:18 +09:00
|
|
|
// Illegal
|
2020-05-11 13:22:06 +09:00
|
|
|
ibmpc_isr_debug = isr_state;
|
2020-03-02 00:14:09 +09:00
|
|
|
ibmpc_error = IBMPC_ERR_ILLEGAL;
|
2020-01-24 23:19:18 +09:00
|
|
|
goto ERROR;
|
2020-01-23 23:36:52 +09:00
|
|
|
break;
|
2019-12-04 11:34:05 +09:00
|
|
|
}
|
2020-01-24 23:19:18 +09:00
|
|
|
|
2019-12-04 11:34:05 +09:00
|
|
|
DONE:
|
2021-06-20 00:38:29 +09:00
|
|
|
// store data
|
2021-07-07 23:00:35 +09:00
|
|
|
ringbuf_push(&rb, isr_state & 0xFF);
|
|
|
|
|
if (ringbuf_is_full(&rb)) {
|
|
|
|
|
// just became full
|
2021-06-20 00:38:29 +09:00
|
|
|
// Disable ISR if buffer is full
|
2021-06-19 22:17:47 +09:00
|
|
|
IBMPC_INT_OFF();
|
|
|
|
|
// inhibit: clock_lo
|
|
|
|
|
IBMPC_CLOCK_PORT &= ~(1<<IBMPC_CLOCK_BIT);
|
|
|
|
|
IBMPC_CLOCK_DDR |= (1<<IBMPC_CLOCK_BIT);
|
|
|
|
|
}
|
2021-07-07 23:00:35 +09:00
|
|
|
if (ringbuf_is_empty(&rb)) {
|
|
|
|
|
// buffer overflow
|
|
|
|
|
ibmpc_error = IBMPC_ERR_FULL;
|
|
|
|
|
}
|
2021-06-20 00:38:29 +09:00
|
|
|
ERROR:
|
2020-05-10 21:59:16 +09:00
|
|
|
// clear for next data
|
|
|
|
|
isr_state = 0x8000;
|
2020-01-24 23:19:18 +09:00
|
|
|
NEXT:
|
2019-12-04 11:34:05 +09:00
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/* send LED state to keyboard */
|
|
|
|
|
void ibmpc_host_set_led(uint8_t led)
|
|
|
|
|
{
|
2020-05-08 21:30:41 +09:00
|
|
|
if (0xFA == ibmpc_host_send(0xED)) {
|
|
|
|
|
ibmpc_host_send(led);
|
|
|
|
|
}
|
2019-12-04 11:34:05 +09:00
|
|
|
}
|